This job board retrieves part of its jobs from: Toronto Jobs | Emplois Montréal | IT Jobs Canada

Your last stop to finding a great job in Texas

To post a job, login or create an account |  Post a Job

Arm: Design Verification Engineer- Interconnect


This is a Contract position in Austin, TX posted October 25, 2020.

The Arm CoreLink CMN-600 Coherent Mesh Network is designed for intelligent connected systems across a wide range of applications including networking infrastructure, storage, server, HPC, automotive, and industrial solutions.

The highly scalable mesh is optimized for Armv8-A processors and can be customized across a wide range of performance points.

Our Austin-based team drives the specification, planning and development of UVM based testbenches to verify current and next generation designs.

Our team is responsible for verification of the complete interconnect solution including the transport layer, coherent interfaces, I/O bridges, registers and our coherent multichip link (CML).What will I be accountable for?As a Design Verification Engineer, you would be accountable for verification of one or more functional blocks at the unit or top level.

Typical accountabilities include:Develop SystemVerilog/UVM based testbenches for unit/top level.Build and maintain detailed verification plans.Generate and run test cases on logic simulation models.Debug functional errors in the RTL model using simulation and debug tools with an in-depth understanding of the microarchitecture.Define and implement functional coverage.Analysis of data from simulation runs using machine learning and data science techniques to drive efficient bug discovery and debug.Promote and demonstrate the Arm Core Beliefs and BehaviorsWhat skills, experience and qualifications do I need?

Bachelors or Masters degree in Computer Science or Electrical/Computer Engineering.

Minimum of 4 years experience in pre-silicon verification/RTL design.

Multiprocessing microarchitecture experience including knowledge of cache coherence and bus protocols (e.G.


Previous experience in specification, creation, and debug of System Verilog/UVM constrained-random testbenches.

Proven software engineering skills including understanding of object-oriented programming, data structures, and algorithms.

Experience with functional coverage driven verification methods.

Excellent working knowledge of scripting languages such as Python or Perl Experience in Formal Verification testbenches is a plus.At Arm, we are proud to have core beliefs that reflect our open culture and guide our decisions.

Our beliefs define how we work together, and how we evaluate you.

Here is a preview for you:We, not ICollaboration first, egos last.

Start with long-term value to customers and partners, and work back from there.

Collaborate, decide, commit, and bring people with you.

Make the most of all the skills and knowledge across Arm; share information with those who need it.

Care about the people around you.Passion for progressInnovation that enables our ecosystems, Arm and our people to thrive.

Work with pace and judgement.

Adapt to circumstances.

Take risk in support of Arm’s progress.

Be accountable for the decisions you take.

Learn from failure.

Pursue innovation relentlessly.Be your brilliant selfSkillful individuality, performance and fulfilment.

Be authentic.

Seek and embrace differences.

Encourage curiosity and challenge.

Give people trust and autonomy; show people they can trust you to do brilliant work in pursuit of Arms goals.